

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

# J110 MLB SCHEMATIC

09/25/14

Page	Contents	Date
1	Table of Contents	MASTER
2	BOM Configuration	J43_MLB 01/17/2013
3	BOM Variants	MASTER
4	PD Parts	MASTER
5	CPU GFX/NCTF/RSVD	WILL_J43 09/13/2012
6	CPU Misc/JTAG/CFG/RSVD	WILL_J43 09/13/2012
7	CPU DDR3/LPDDR3 Interfaces	WILL_J43 09/13/2012
8	CPU/PCH POWER	J43_MLB 10/02/2012
9	CPU/PCH GROUNDS	J43_MLB 10/02/2012
10	CPU Decoupling	LABEL_J41 01/11/2013
11	PCH Decoupling	WILL_J43 09/13/2012
12	PCH Audio/JTAG/SATA/CLK	WILL_J43 12/17/2012
13	PCH PM/PCI/GFX	J43_MLB 02/20/2013
14	PCH PCIe/USB/LPC/SPI/SMBus	WILL_J43 09/13/2012
15	PCH GPIO/MISC/LPIO	WILL_J43 01/14/2013
16	CPU/PCH Merged XDP	WILL_J43 12/17/2012
17	Chipset Support	J43_MLB1 01/09/2013
18	Project Chipset Support	J43_MLB 01/17/2013
19	DDR3 VREF MARGINING	WILL_J43 02/04/2013
20	LPDDR3 DRAM Channel A (0-31)	MASTER
21	LPDDR3 DRAM Channel A (32-63)	MASTER
22	LPDDR3 DRAM Channel B (0-31)	MASTER
23	LPDDR3 DRAM Channel B (32-63)	MASTER
24	LPDDR3 DRAM Termination	J43_MLB 09/21/2012
25	Thunderbolt Host (1 of 2)	T29_BR 01/19/2013
26	Thunderbolt Host (2 of 2)	T29_BR 12/17/2012
27	TBT Power Support	WILL_J43 12/17/2012
28	Thunderbolt Connector A	T29_BR 10/26/2012
29	Wireless Connector	J43_MLB 10/02/2012
30	SSD Connector	J43_MLB 02/20/2013
31	Camera 1 of 2	J43_MLB1 01/09/2013
32	Camera 2 of 2	J43_MLB 09/14/2012
33	External A USB3 Connector	J43_MLB 02/20/2013
34	IPD Connector	J43_MLB 01/17/2013
35	SMC	WILL_J43 12/17/2012

Page	Contents	Sync	Date
36	51 SMC Shared Support	WILL_J43	12/17/2012
37	52 SMC Project Support	J43_MLB	02/20/2013
38	53 SMBus Connections	J43_MLB	09/28/2012
39	54 High Side Current Sensing	SID_J41	02/26/2013
40	55 Voltage & Load Side Current Sensing	SID_J41	02/26/2013
41	56 Debug Sensors 1	SID_J41	02/26/2013
42	58 Thermal Sensors	J43_MLB	02/20/2013
43	60 Fan	J43_MLB	09/13/2012
44	61 SPI Debug Connector	YNARTANTO_J44	01/09/2013
45	64 Audio: Speaker Amp	J43_MLB	09/04/2012
46	69 Battery Connector & Hall Effect	MASTER	09/13/2012
47	70 DC-In & G3H Supply	J43_MLB	09/14/2012
48	71 PBus Supply & Battery Charger	J43_MLB	10/09/2012
49	72 CPU VR12.6 VCC Regulator IC	J43_MLB	09/21/2012
50	73 CPU VR12.5 VCC Power Stage	J43_MLB	09/17/2012
51	74 LPDDR3 Supply	J43_MLB	10/02/2012
52	75 5V S4RS3 / 3.3V S5 Power Supply	J43_MLB	09/10/2012
53	76 1.05V S0 Power Supply	J43_MLB	09/13/2012
54	77 LCD/KBD Backlight Driver	J43_MLB	10/04/2012
55	78 Misc Power Supplies	J43_MLB	10/04/2012
56	80 Power FETs	J43_MLB	09/16/2012
57	81 Power Control	J43_MLB	09/11/2012
58	83 Internal DisplayPort Connector	J43_MLB	11/13/2012
59	95 LIO Connector	CLEAN_J41	12/17/2012
60	100 Power Aliases	WILL_J43	MASTER
61	102 Signal Aliases	MASTER	12/17/2012
62	104 Func Test / No Test	WILL_J43	MASTER
63	105 Project FCT/NC/Aliases	MASTER	10/24/2012
64	110 PCB Rule Definitions	J43_MLB	09/21/2012
65	111 CPU Constraints	J43_MLB	11/13/2012
66	112 PCH Constraints 1	CLEAN_J41	09/14/2012
67	113 PCH Constraints 2	J43_MLB	09/07/2012
68	114 Memory Constraints	CHINMAY_J41	09/07/2012
69	115 Thunderbolt Constraints	CHINMAY_J41	09/07/2012
70	116 Camera Constraints	CHINMAY_J41	09/13/2012
71	117 SMC Constraints	CHINMAY_J41	09/13/2012
72	118 Project Specific Constraints	J43_MLB	MASTER
73	120 Reference	MASTER	

# ALIASES RESOLVED

Schematic / PCB #'s


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-00384	1	SCHEM,MLB,J110	SCH	CRITICAL	
820-00164	1	PCBF,MLB,J110	PCB	CRITICAL	

PRODUCT SAFETY REQUIREMENTS:

PCB, UL RECOGNIZED, MIN. 130-C TEMP. RATING AND V-0 FLAME RATING PER UL 796 & UL 94.

PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE

NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP. RATING AND V-0 FLAME RATING.

DRAWING TITLE			
<PART_DESCRIPTION>			
 Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I II NOT TO REPRODUCE OR COPY IT I III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I IV ALL RIGHTS RESERVED		PAGE	1 OF 120
		SHEET	1 OF 73

BOM Groups	
BOM GROUP	BOM OPTIONS
MLB_COMMON	ALTERNATE, COMMON, MLB_MISC, MLB_DEBUG:PVT, MLB_PROGPARTS
MLB_MISC	PP5V5_DCIN:NO,TBTHV:P15V,EDP,CAM_XTAL:NO,CAM_WAKE:NO,APCLKEQ:ISOL,TPAD_INTWAKE:SHARED,USB_PWR:S3,SD_ON_MLB,VCORE_FETS,SSD_LPWR:S3
MLB_DEVEL:ENG	ALTERNATE,BKLT:ENG,XDP_CONN,DDRVREF_DAC,S0PGOOD_ISL,DBGLEDED,ISNS:ENG
MLB_DEVEL:PVT	XDP_CONN
MLB_DEBUG:ENG	XDP,SAMCONN
MLB_DEBUG:PVT	BKLT:PROD,XDP,SAMCONN,ISNS:ENG,DBGLEDED,XDP_CONN
MLB_DEBUG:PROD	BKLT:PROD,SAMCONN,XDP,ISNS:PROD

## Current Sensor Configuration

BOM GROUP	BOM OPTIONS
ISNS:ENG	CPIL_AE_1000 YRS CPYCN_1000 YRS DRAM_1000 YRS FV105_1000 YRS AISAPORT_1000 YRS 600_1000 YRS LGCRMAAT_1000 YRS FV105_1000 YRS FV105_1000 YRS 0706N_AE_1000 YRS COM_1000 YRS CPYCN_1000 YRS PABNO_1000 YRS
ISNS:PROD	CPIL_AE_1000 YRS CPYCN_1000 YRS DRAM_1000 YRS FV105_1000 YRS AISAPORT_1000 YRS 600_1000 YRS LGCRMAAT_1000 YRS FV105_1000 YRS 0706N_AE_1000 YRS COM_1000 YRS CPYCN_1000 YRS PABNO_1000 YRS

CPU DRAM SPD Straps

BOM GROUP	BOM OPTIONS
DDR3:HYNIX_4GB	RAMCFG0:L, RAMCFG1:L, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:HYNIX_4GB
DDR3:HYNIX_8GB	RAMCFG0:L, RAMCFG1:L, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:HYNIX_8GB
DDR3:SAMSUNG_4GB	RAMCFG0:L, RAMCFG1:H, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:SAMSUNG_4GB
DDR3:SAMSUNG_8GB	RAMCFG0:L, RAMCFG1:H, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:SAMSUNG_8GB
DDR3:ELPIDA_4GB	RAMCFG0:H, RAMCFG1:H, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:ELPIDA_4GB
DDR3:ELPIDA_8GB	RAMCFG0:H, RAMCFG1:H, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:ELPIDA_8GB
DDR3:MICRON_4GB	RAMCFG0:H, RAMCFG1:L, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:MICRON_4GB
DDR3:MICRON_8GB	RAMCFG0:H, RAMCFG1:L, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:MICRON_8GB
DDR3:HYNIX_16GB	RAMCFG0:L, RAMCFG1:L, RAMCFG2:L, RAMCFG3:H, DRAM_TYPE:HYNIX_16GB
DDR3:SAMSUNG_16GB	RAMCFG0:L, RAMCFG1:H, RAMCFG2:L, RAMCFG3:H, DRAM_TYPE:SAMSUNG_16GB
DDR3:ELPIDA_16GB	RAMCFG0:H, RAMCFG1:H, RAMCFG2:L, RAMCFG3:H, DRAM_TYPE:ELPIDA_16GB
DDR3:MICRON_16GB	RAMCFG0:H, RAMCFG1:L, RAMCFG2:L, RAMCFG3:H, DRAM_TYPE:MICRON_16GB

## Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0915	1	REFROM,40BIT,SP1,50MHz,1.8V,USDSH	U2890	CRITICAL	TBTROM:BLANK
341S00159	1	729.REFROM,FALCON RIDGE(V27.1), PROTO 0,0,1110,1113	U2890	CRITICAL	TBTROM:PROG
338S1214	1	IC,DMC12-B1,40MHz/50MIPS MCU,15780A	U5000	CRITICAL	SMC:BLANK
335S00006	1	IC,SERIAL FLASH,64 MBIT 3V,ROM9_Q#-1	U6100	CRITICAL	BOOTROM_MAC:BLANK
335S00007	1	IC,SERIAL FLASH,64 MBIT 3V,ROM9_Q#-1	U6100	CRITICAL	BOOTROM_NUM:BLANK
341S00153	1	IC,EFI ROM(V0108), PROTO 0,0,1110,1113	U6100	CRITICAL	BOOTROM:PROG

## Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S00029	1	R0W,Q08S,D0,1.8,15W,2+2,0.7,4M,R1168	U0500	CRITICAL	CPU:2.1GHZ
337S00073	1	R0W,Q08S,D0,1.8,15W,2+2,0.6,4M,R1168	U0500	CRITICAL	CPU:1.6GHZ
338S00069	1	1C,TBT,FP-3C,288,12X10 PC-SP,TRAY	U2800	CRITICAL	
338S1264	1	1C,BCH15700ARFE84G,82 CH8A,848,208PC8DA	U3900	CRITICAL	
607-6811	1	ASSEMBLY,SUBASSY,KCBA,HALL EFFECT,K99	J6955	CRITICAL	J110_MLB
946-5477	1	UV GLUE,MLB,J41,J43	GLUE	CRITICAL	
825-7670	1	LABEL,TEXT,MLB,K21/K78	LABEL		
376S00036	2	MOSFET,N-CH,25V,30A,9.6M,RP 3.3X3.3 DFN	Q7310,Q7320	CRITICAL	VCORE_FET:REN
376S00037	2	MOSFET,N-CH,25V,30A,6.1M,RP 3.3X3.3 DFN	Q7311,Q7321	CRITICAL	VCORE_FET:REN
376S1194	2	MOSFET,N-CH,30V,15.3A,12M,RP 3.3X3.3 DFN	Q7310,Q7320	CRITICAL	VCORE_FET:VSHY
376S1193	2	MOSFET,N-CH,30V,22A,6.0M,RP 3.3X3.3 DFN	Q7311,Q7321	CRITICAL	VCORE_FET:VSHY
900-0090	1		SOLDERPASTE	CRITICAL	
825-7987	1	LABEL,MLB,J41/J43	NEW_LABEL		

## DRAM Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0677	4	1C,SDRAM,1GBD,LFDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE=HYUNIK_4GB
333S0681	4	1C,SDRAM,1GBD,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE=HYUNIK_5GB
333S00001	4	1C,SDRAM,23NM,8GB,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE=SAMSUNG_4GB
333S00003	4	1C,SDRAM,23NM,16GB,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE=SAMSUNG_8GB
333S0793	4	1C,SDRAM,8GB,LFDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE=ELPIDA_4GB
333S0791	4	1C,SDRAM,16GB,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE=ELPIDA_8GB
333S0793	4	1C,SDRAM,8GB,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE=MICRON_4GB
333S0791	4	1C,SDRAM,16GB,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE=MICRON_8GB
333S0789	4	1C,SDRAM,25nm,32GB,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE=ELPIDA_16GB


## Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1032	376S0855		ALL	Tumble all for Shiden Dual
376S1129	376S0855		ALL	SWP all for Shiden Dual
376S1089	376S1128		ALL	SWP all for Shiden single
138S0684	138S0660		ALL	Murata all to Telpo Tuden
138S0703	138S0648		ALL	Murata all to Telpo Tuden
152S0586	152S1301		ALL	Sale/Vidney all to cyclone
372S0186	372S0185		ALL	SWP all to Shiden
197S0479	197S0478		ALL	370W Apcon all to SWP
376S1053	376S0604		ALL	Shiden all to Pairchild
371S0713	371S0558		ALL	Shiden all to ST Hwan
128S0371	128S0376		ALL	Amnet all to Rempy
152S1821	152S1757		ALL	Cyclone all to SWP
197S0480	197S0343		ALL	SWP crystal all to SWP
197S0481	197S0343		ALL	Apcon crystal all to SWP
107S0254	107S0241		ALL	Cyclone resonator all to TPT
353S3452	353S1286		ALL	Merck all to Microchip
128S0386	128S0284		ALL	Amnet all to Rempy
128S0397	128S0325		ALL	Amnet all to Rempy
377S0155	377S0104		ALL	Shiden all to Tefimex
128S0398	128S0220		ALL	Amnet all to Rempy
197S0542	197S0544		ALL	SWP all to TPT
197S0545	197S0544		ALL	Apcon all to TPT
138S0681	138S0638		ALL	Telpo all to Remcom
138S0841	138S0638		ALL	Murata all to Remcom
376S00014	376S0761		ALL	Amnet all to Vidney
152S1876	152S1804		ALL	TPT all to TOTO
107S0255	107S0240		ALL	Cyclone all to TPT
107S0250	107S0248		ALL	Cyclone all to TPT
870-5074	870-1938		ALL	ALT PHOTO FOR M-0 SWP
870-5071	870-1940		ALL	ALT PHOTO FOR M-0 SWP
860-3428	860-1327		ALL	ALT STANDOFF M-0 WYLAN
860-3690	860-1328		ALL	ALT STANDOFF M-0 WYLAN
333S0787	333S0677	DEAN_TYPE1:HYTHL_80N	ALL	ALT STANDOFF M-0 WYLAN
333S0785	333S0681	DEAN_TYPE1:HYTHL_80N	ALL	ALT STANDOFF M-0 WYLAN

CPU DRAM CFG Chart

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
MICRON	0	1
ELPIDA	1	1

SIZE	CFG 3	CFG 2
4GB	0	0
8GB	0	1
16GB	1	0
RSVD	1	1

SYNC MASTER-J43 MLR		SYNC DATE=01/17/2013	
PAGE TITLE			
BOM Configuration			
	Apple Inc.	DRAWING NUMBER	
		<div style="border: 1px solid black; padding: 2px;"> <div style="display: flex; justify-content: space-between;"> <span>&lt;SCH_NUM&gt;</span> <span>D</span> </div> </div>	
		REVISOR	
		<div style="border: 1px solid black; padding: 2px;"> <div style="display: flex; justify-content: space-between;"> <span>&lt;E4LABEL&gt;</span> </div> </div>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I II NOT TO REPRODUCE OR COPY IT I III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<div style="border: 1px solid black; padding: 2px;"> <div style="display: flex; justify-content: space-between;"> <span>&lt;BRANCH&gt;</span> </div> </div>	
		PAGE	
		<div style="border: 1px solid black; padding: 2px;"> <div style="display: flex; justify-content: space-between;"> <span>2 OF 120</span> </div> </div>	
		SHEET	
		<div style="border: 1px solid black; padding: 2px;"> <div style="display: flex; justify-content: space-between;"> <span>2 OF 73</span> </div> </div>	

## BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-00613	PCBA,MLB,BETTER,HY-4GB,X430	MLB_CMNPTS,CPU:1.6GHZ,DDR3:HYNIX_4GB,ALTERNATE
639-00614	PCBA,MLB,BETTER,HY-8GB,X430	MLB_CMNPTS,CPU:1.6GHZ,DDR3:HYNIX_8GB,ALTERNATE
639-00616	PCBA,MLB,BETTER,SM-4GB,X430	MLB_CMNPTS,CPU:1.6GHZ,DDR3:SAMSUNG_4GB,ALTERNATE
639-00617	PCBA,MLB,BETTER,SM-8GB,X430	MLB_CMNPTS,CPU:1.6GHZ,DDR3:SAMSUNG_8GB,ALTERNATE
639-00621	PCBA,MLB,BETTER,EL-4GB,X430	MLB_CMNPTS,CPU:1.6GHZ,DDR3:ELPIDA_4GB
639-00622	PCBA,MLB,BETTER,EL-8GB,X430	MLB_CMNPTS,CPU:1.6GHZ,DDR3:ELPIDA_8GB
639-00695	PCBA,MLB,BETTER,EL-16GB,X430	MLB_CMNPTS,CPU:1.6GHZ,DDR3:ELPIDA_16GB
685-00043	CMN PTS,PCBA,MLB,X430	MLB_COMMON,J110_MLB
685-00044	VCORE FET,REN,X430	VCORE_FET:REN
685-00045	VCORE FET,VSHY,X430	VCORE_FET:VSHY

## Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
685-00044	685-00045		ALL	Remove alt to Vishay

333S0704	333S0700		ALL	Slipids CAN DRAM alt to Nynia
----------	----------	--	-----	-------------------------------

## BOM Groups


BOM GROUP	BOM OPTIONS
MLB_PROGPARTS	BOOTROM: PROG, SMC: PROG, TBTRON: PROG

## Programmable Parts


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S00147	1	IC, SMC-A3, EXT, V00000, PROTO 0, J110	U5000	CRITICAL	SMC: PROG

## Sub-BOMs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-00043	1	CMN PTS,PCBA,MLB,J110	CMNPTS	CRITICAL	MLB_CMNPTS
685-00045	1	VCORE FET,VSHY,J110	VCOREFETS	CRITICAL	VCORE_FETS

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
BOM Variants			
	DRAWING NUMBER		9345
	<SCH_NUM>		D
Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	3 OF 120
		SHEET	3 OF 73





D

C

B


A


D


C


B

A




SYNC MASTER=WILL J43		SYNC DATE=09/13/2012	
PAGE TITLE			
CPU Misc/JTAG/CFG/RSVD			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	6 OF 120
		SHEET	6 OF 73
















LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0  
as well as from clarification email, from Srini, dated 9/10/2012 2:11pm.

SYNC MASTER=WILL J43		SYNC DATE=09/13/2012	
PAGE TITLE			
PCH Decoupling			
 Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
	REVISION	<E4LABEL>	
	BRANCH	<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	12 OF 120
		SHEET	11 OF 73



D

D

C





C

B

B


A


A



SYNC MASTER=J43 MLB		SYNC DATE=03/20/2013	
PAGE TITLE			
PCH PM/PCI/GFX			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	14 OF 120
		SHEET	13 OF 73


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED





Pull-up/down on chipset support page (depends on TBT controller)  
Cactus Ridge: Alias to TBT\_CIO\_PLUG\_EVENT, requires pull-down.  
Redwood Ridge: Alias to TBT\_CIO\_PLUG\_EVENT\_L, requires pull-up (S0).

Pull-up on TBT page  
Requires connection to SMC via 1K series R





8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D


C



## A




## PCH Reset Button




D



## B



SYNC MASTER=J43 M.B1		SYNC DATE=01/09/2013	
PAGE TITLE			
Chipset Support			
	Apple Inc.	DRAWING NUMBER	D
		<SCH_NUM>	SIZE
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
		<BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		19	OF 120
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		17	OF 73



Power aliases required by this page:

- =PP3V3\_S3\_VREFMRGN
- =PPDDR\_S3\_MEMVREF

---

Signal aliases required by this page:

- =I2C\_VREFDAC5\_SCL
- =I2C\_VREFDAC5\_SDA
- =I2C\_PCA9557D\_SCL
- =I2C\_PCA9557D\_SDA

---

BOM options provided by this page:

- DDRVREF\_DAC - Stuffs DAC margining circuit.

FETs for CPU isolation during DAC margining


NOTE: CPU DAC output step sizes:

DDR3	(1.5V)	7.70mV per step
DDR3L	(1.35V)	6.99mV per step
LPDDR3	(1.2V)	??.?mV per step

NOTE: CPU has single output for VREFOCA. Split into two signals for independent DAC margining support. When DAC margining VREFOCA ensure VREFMRGN\_CPU\_EN is low to remove short due to CPU.

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.

R2218  
SHORT  
1 Δ Δ Δ 2




RST\* on 'platform reset' so that system watchdog will disable margining.


NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG
DAC Channel:	A	B	C	C	D
PCA9557D Pin:	1	2	3	4	5
	LPDDR3 (1.2V)		DDR3L (1.35V)		LPDDR3 (1.2V)      DDR3L (1.35V)
Nominal value	0.600V (DAC: 0x2E.5)		0.675V (DAC: 0x34)		1.200V (DAC: 0x5D)      1.343V (DAC: 0x68)
Margined target:	0.300V - 0.900V (+/- 300mV)		0.337V - 1.013V (+/- 337.5mV)		0.800V - 1.600V (+/- 400mV)      0.972V - 1.714V (+/- 371mV)
DAC range:	0.000V - 1.199V (0x00 - 0x5D)		0.000V - 1.354V (0x00 - 0x69)		0.000V - 2.397V (0x00 - 0xBA)      0.000V - 2.694V (0x00 - 0xD1)
VREF current:	+73uA - -73uA (- = sourced)		+82uA - -82uA (- = sourced)		+21uA - -21uA (- = sourced)      +25uA - -25uA (- = sourced)
DAC step size:	6.36mV / step @ output		6.36mV / step @ output		4.28mV / step @ output      3.53mV / step @ output

NOTE: LPDDR3 assumes TPS51916 supply with 28.7k/57.6k divider  
DDR3L assumes TPS51916 supply with 19.6k/57.6k divider

Always used, regardless  
of margining option.



SYNC MASTER=WILL 343		SYNC DATE=02/04/2013	
PAGE TITLE			
DDR3 VREF MARGINING			
 Apple Inc.		DRAWING NUMBER <b>&lt;SCH_NUM&gt;</b>	SIZE <b>D</b>
		REVISION <b>&lt;E4LABEL&gt;</b>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<b>&lt;BRANCH&gt;</b>  PAGE <b>22 OF 120</b>  SHEET <b>19 OF 73</b>	

## D



B

A


D


C


B


A

LPDDR3 CHANNEL A (32-63)
















SYNC MASTER=T29 RR		SYNC DATE=01/19/2013	
PAGE TITLE		PAGE	
Thunderbolt Host (1 of 2)		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
PAGE		28 OF 120	
SHEET		25 OF 73	





EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).

SYMC PARTSHEET:TD\_H2


SYMC DATE:12/17/2015


PAGE TITLE		Thunderbolt Host (2 of 2)	
	Apple Inc.		DRAWING NUMBER
			<SCH_NUM>
			REVISION
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		29 OF 120	
SHEET		26 OF 73	
















SYNC_MASTER=343_MLB		SYNC_DATE=09/14/2013	
PAGE TITLE			
Camera 2 of 2			
 Apple Inc.		DRAWING NUMBER	
		<SCH_NUM>	
		SIZE	
		D	
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		40 OF 120	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		32 OF 73	



[illegible][illegible]

**Right USB Port A**

**USB Port Power Switch**

U4600 TPS2557DRB (CRITICAL)

PP5V S4RS3

PP5V S3 RTUSB A ILIM

Current limit per port (R4600+R4601): 2.19A min / 2.76A max

**Mojo SMC Debug Mux**

PP3V42 G3H

U4650 PI3USB102EZLE (CRITICAL)

SIGNAL\_MODEL=MOJO\_MUX\_SMSC



**USB3 External Connector**


J4600 USB3.0-J11-J13 (CRITICAL)

APN: 514-0819

**Component Values:**

- R4600: 22.1K
- R4601: 22.1K
- R4650: 100K
- C4690: 10UF
- C4691: 0.1UF
- C4696: 220UF-35MOHM
- C4695: 10UF
- C4650: 0.1UF
- C4620: 0.1UF
- C4621: 0.1UF
- C4611: 0.1UF
- C4610: 0.1UF
- D4601: ESD0P2RF-02LS
- D4600: ESD0P2RF-02LS
- D4621: ESD0P2RF-02LS
- D4620: ESD0P2RF-02LS
- D4611: ESD0P2RF-02LS
- D4610: ESD0P2RF-02LS

[illegible]



IPD Flex Connector

CRITICAL

518S0884

J4800

TF13BS-20S-0.4SH

P-RT-SM-1

22

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

97

98

99

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153

154

155

156

157

158

159

160

161

162

163

164

165

166

167

168

169

170

171

172

173

174

175

176

177

178

179

180

181

182

183

184

185

186

187

188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250

251

252

253

254

255

256

257

258

259

260

261

262

263

264

265

266

267

268

269

270

271

272

273

274

275

276

277

278

279

280

281

282

283

284

285

286

287

288

289

290

291

292

293

294

295

296

297

298

299

300

301

302

303

304

305

306

307

308

309

310

311

312

313

314

315


316

317

318

319


320





NOTE:  
SMS Interrupt can be active high or low, rename net accordingly.  
If SMS interrupt is not used, pull up to SMC rail.


NOTE:  
Unused pins have "SMC\_Pxx" names. Unused  
pins designed as outputs can be left floating,  
those designated as inputs require pull-ups.


SYNC MASTER=WILL.J43		SYNC DATE=12/17/2012	
PAGE TITLE			
SMC		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	50 OF 120
		SHEET	35 OF 73



SYNC MASTER=WILL J43		SYNC DATE=12/17/2012	
PAGE TITLE			
SMC Shared Support			
	Apple Inc.		DRAWING NUMBER <SCH_NUM>
			SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION <E4LABEL>	BRANCH <BRANCH>
		PAGE 51 OF 120	SHEET 36 OF 73








PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
107S0248	1	RES,SMD,R,0.0030HM,1W,4-TERM,1A,0612,TPT	R5480	CRITICAL	

Replacing caps with 100K PD on ISENSE SMC inputs					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5455		CPU_HS_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5465		DRAM_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5475		SSD_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5495		LCDBKLT_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5433		OTHER_HS_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5425		CAM_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5445		3V3S0_ISNS:NO

DRAWING NUMBER		SIZE
<SCH_NUM>		D
REVISION		<E4LABEL>
BRANCH		<BRANCH>
PAGE		54 OF 120
SHEET		39 OF 73

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED



SYNC MASTER=SID\_J41

SYNC DATE=03/26/2013

Voltage & Load Side Current Sensing

Apple Inc.

Apple


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER  
<SCH\_NUM>  
REVISION  
<E4LABEL>  
BRANCH  
<BRANCH>  
PAGE  
55 OF 120  
SHEET  
40 OF 73




ICS3 : Adjustable Gain CPU VR Current

Sense Pins gain stage for U5800 (EMC1704)




ILDC :LCD Panel Current Sense / Filter




In battery discharge scenario negative voltage will be present on IN+/- pins with INA output voltage decreasing from 3.3V with increasing discharge current.

With 100mA battery current, Will have 10.2mV difference going into sense pins of U5800. This will set the mininum current threshold at 0.100mA


VR IMON Current Sense Filter



Discrete High side Current threshold



BMON : Discrete BMON Current Sense / Filter



Vref = 0.406mV Vth = 0.442 = 1A from Battery  
Vtl = 0.290mV = 0.687A from battery  
Hysteresis TBD based on RC value changes

Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,SMD	C5675		PANEL_ISNS:NO

SYNC MASTER=SID\_J41

SYNC DATE=03/26/2013

Debug Sensors 1

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED


DRAWING NUMBER  
<SCH\_NUM> D

REVISION  
<E4LABEL>


BRANCH  
<BRANCH>

PAGE  
56 OF 120


SHEET  
41 OF 73




TBT,MLB Bottom Proximity Sensors



TBT, MLBBOT and TBD Temp Sensor



SYNC MASTER=J43 MLB		SYNC DATE=02/20/2013	
PAGE TITLE			
Thermal Sensors			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	58 OF 120
		SHEET	42 OF 73


## D


876

5


432


1





SYNC MASTER=YHARTANTO J44		SYNC DATE=01/09/2013	
PAGE TITLE			
SPI Debug Connector		DRAWING NUMBER	
 Apple Inc.		<SCH_NUM>	SIZE
		REVISION	D
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	61 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	44 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			












SYNC MASTER=J43 MLB		SYNC DATE=09/14/2012	
PAGE TITLE			
PBus Supply & Battery Charger			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	71 OF 120
		SHEET	48 OF 73









SYNC MASTER=J43 MLB		SYNC DATE=09/21/2012	
PAGE TITLE			
CPU VR12.5 VCC Power Stage			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	<E4LABEL>		
	BRANCH		
	<BRANCH>		
	PAGE		
	73 OF 120		
	SHEET		
	50 OF 73		



SYNC MASTER=J43 MLB		SYNC DATE=09/17/2012	
PAGE TITLE			
LPDDR3 Supply			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	<E4LABEL>		
	BRANCH		
	<BRANCH>		
	PAGE		74 OF 120
	SHEET		51 OF 73



D

C

B

A


D


C


B

A

1.05V S0 Regulator




SYNC MASTER=J43 MLB		SYNC DATE=09/10/2012	
PAGE TITLE			
1.05V S0 Power Supply			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	76 OF 120
		SHEET	53 OF 73




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES,THIN FILM,I/16W,10.2 OHM,0.1,0402,SM	R7717,R7718,R7719		BKLT:ENG
103S0198	3	RES,THIN FILM,I/16W,10.2 OHM,0.1,0402,SM	R7720,R7721,R7722		BKLT:ENG

Keyboard Backlight Driver & Detection




Keyboard Backlight Connector




DRAWING NUMBER		SIZE
<SCH_NUM>		D
REVISION		<E4LABEL>
BRANCH		<BRANCH>
PAGE		77 OF 120
SHEET		54 OF 73

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED











Mobile System Power State Table							
STATE	PMC_ADAPTER_EN	PMC_PMC_EN	PMC_PMC_EN	PMC_PMC_EN	PMC_PMC_EN	PMC_PMC_EN	PMC_PMC_EN
Power Off	0	0	0	0	0	0	0
Standby (S3)	1	1	1	1	1	1	0
Standby (S4)	0	1	1	1	1	1	0
Standby (S5)	1	1	1	0	0	0	0
Standby (S6)	0	1	1	0	0	0	0
Standby (S7)	1	1	1	0	0	0	0
Standby (S8)	0	1	1	0	0	0	0
Standby (S9)	1	1	1	0	0	0	0
Standby (S10)	0	1	1	0	0	0	0
Standby (S11)	1	1	1	0	0	0	0
Standby (S12)	0	1	1	0	0	0	0
Standby (S13)	1	1	1	0	0	0	0
Standby (S14)	0	1	1	0	0	0	0
Standby (S15)	1	1	1	0	0	0	0
Standby (S16)	0	1	1	0	0	0	0
Standby (S17)	1	1	1	0	0	0	0
Standby (S18)	0	1	1	0	0	0	0
Standby (S19)	1	1	1	0	0	0	0
Standby (S20)	0	1	1	0	0	0	0

Thresholds:  
VDD: 2.734V-3.010V  
V2MON: 2.815V-3.099V  
V3MON: 0.572V-0.630V  
V4MON: 0.572V-0.630V


S0 Rail PGOOD Circuitry  
(ISL version used for development)




1.5V Codec Enable




3.3V SUS Detect



SUS Enables



CHGR VFRQ Generation



SYNC MASTER=143 MLB

SYNC DATE=09/16/2012

Power Control

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH\_NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>


PAGE

81 OF 120


SHEET

57 OF 73



SYNC MASTER=J43 MLB		SYNC DATE=09/11/2012	
PAGE TITLE			
Internal DisplayPort Connector			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		<BRANCH>	
PAGE		83 OF 120	
SHEET		58 OF 73	







Functional Test Points

NO\_TEST Nets

J3501: AirPort / BT Connector

J6000: Fan Connector

Misc Voltages & Control Signals

FUNC_TEST		
TRUE	PP3V3 WLAN	(Need 6 TPs)
TRUE	WIFI EVENT L	
TRUE	PCIE AP R2D N	
TRUE	PCIE AP R2D P	
TRUE	PCIE CLK100M AP N	
TRUE	PCIE CLK100M AP P	
TRUE	PCIE AP D2R P	
TRUE	PCIE AP D2R N	
TRUE	PCIE WAKE L	
TRUE	AP RESET CONN L	
TRUE	AP CLKREQ Q L	
TRUE	USB BT CONN P	
TRUE	USB BT CONN N	
TRUE	PP3V3 S4	
		(Need to add 8 GND TPs)

J3700: SSD Connector

FUNC_TEST		
TRUE	PP3V3 S0SW SSD FLT	(Need 5 TPs)
TRUE	PCIE SSD R2D N<3..0>	
TRUE	PCIE SSD R2D P<3..0>	
TRUE	PP3V3 S0	
TRUE	SSD RESET CONN L	
TRUE	SSD CLKREQ CONN L	
TRUE	SMC OOB1 R2D CONN L	
TRUE	SMC OOB1 D2R CONN L	
TRUE	SSD PCIE SEL L	
TRUE	SSD SR EN L	
TRUE	SMC PWRFAIL WARN L	
TRUE	SSD PWR EN	
TRUE	PCIE SSD D2R N<3..0>	
TRUE	PCIE SSD D2R P<3..0>	
TRUE	PCIE CLK100M SSD N	
TRUE	PCIE CLK100M SSD P	
		(Need to add 6 GND TPs)

J4002: Camera Connector

FUNC_TEST		
TRUE	MIPI CLK CONN N	
TRUE	MIPI CLK CONN P	
TRUE	CAM SENSOR WAKE L CONN	
TRUE	MIPI DATA CONN N	
TRUE	MIPI DATA CONN P	
TRUE	SMBUS SMC 1 S0 SDA	
TRUE	SMBUS SMC 1 S0 SCL	
TRUE	I2C CAM SCK	
TRUE	I2C CAM SDA	
TRUE	PP5V S3RS0 ALSCAM F	(Need 2 TPs)
		(Need to add 2 GND TPs)

J6100: LPC+SPI Connector

FUNC_TEST		
TRUE	SPI ALT IO3 HOLD L	
TRUE	SPI ALT IO2 WP L	
TRUE	LPC AD<3..0>	
TRUE	SPI ALT IO0 MOSI	
TRUE	XDP LPCPLUS GPIO	
TRUE	LPCPLUS RESET L	
TRUE	SMC TDO	
TRUE	TP SMC TRST L	
TRUE	TP SMC MD1	
TRUE	SMC TX L	
TRUE	SPI ALT IO1 MISO	
TRUE	LPC FRAME L	
TRUE	SPIROM USE MLB	
TRUE	PM CLKRUN L	
TRUE	SPI ALT CLK	
TRUE	SPI ALT CS L	
TRUE	LPC SERIRQ	
TRUE	LPC PWRDWN L	
TRUE	SMC TDI	
TRUE	SMC TCK	
TRUE	SMC RESET L	
TRUE	SMC ROMBOOT	
TRUE	SMC RX L	
TRUE	SMC TMS	
		(Need to add 6 GND TPs)

J4800: IPD Flex Connector

FUNC_TEST		
TRUE	SMC L1D	
TRUE	TPAD SPI MISO R	
TRUE	USB TPAD P	
TRUE	USB TPAD N	
TRUE	TPAD SPI CLK R	
TRUE	TPAD WAKE L	
TRUE	TPAD SPI MOSI R	
TRUE	PP3V3 S4 IPD	
TRUE	TPAD SPI CS R L	
TRUE	TPAD SPI IP EN CONN	
TRUE	TPAD SPI INT S4 WAKE L CONN	
TRUE	PP5V S4 IPD	
TRUE	TPAD USB IP EN CONN	
TRUE	SMBUS SMC 3 SDA	
TRUE	SMBUS SMC 3 SCL	
TRUE	SMC LSOC RST L	
TRUE	PP3V42 G3H	
TRUE	SMC ONOFF L	
		(Need to add 5 GND TPs)

J7000: DC-In Connector

FUNC_TEST		
TRUE	PPDCIN G3H	(Need 4 TPs)
TRUE	PP5V S4RS3	(Need 3 TPs)
		(Need to add 5 GND TPs)

J6404: Speaker Connector

FUNC_TEST		
TRUE	SPKRAMP ROUT P	
TRUE	SPKRAMP ROUT N	
		(Need to add 3 GND TPs)

J6950: Battery Connector

FUNC_TEST		
TRUE	PPVBAT G3H CONN	(Need 4 TPs)
TRUE	SMBUS SMC 5 G3 SCL	
TRUE	SMBUS SMC 5 G3 SDA	
TRUE	SYS DETECT L	
		(Need to add 4 GND TPs near J7050 and 1 for shield)

J8300: Internal DP Connector

FUNC_TEST		
TRUE	PPHV S0SW LCDCLKLT	(Need 2 TPs)
TRUE	LED RETURN 6	
TRUE	LED RETURN 5	
TRUE	LED RETURN 4	
TRUE	LED RETURN 3	
TRUE	LED RETURN 2	
TRUE	LED RETURN 1	
TRUE	DP INT HPD CONN	
TRUE	I2C TCON SDA R	
TRUE	I2C TCON SCL R	
TRUE	PP3V3 S0SW LCD UF	(Need 2 TPs)
TRUE	DP INT AUX CH C N	
TRUE	DP INT AUX CH C P	
TRUE	DP INT ML P<0>	
TRUE	DP INT ML N<0>	
		(Need to add 5 GND TPs)

J7715: KB BKLT Connector

FUNC_TEST		
TRUE	KBDLED ANODE	
TRUE	KBDLED FB	
		(Need to add 2 GND TPs)

J1800: XDP Connector

FUNC_TEST		
TRUE	XDP CPU TCK	
TRUE	XDP PCH TCK	
TRUE	XDP CPU TDI	
TRUE	XDP CPU TDO	
TRUE	XDP CPUVCH TRST L	
TRUE	XDP CPU TMS	
TRUE	XDP PCH TMS	
TRUE	XDP PCH TDI	
TRUE	XDP PCH TDO	
TRUE	XDP CPU FREQ L	
TRUE	XDP CPU PRDY L	
TRUE	XDP CPU VCCST PWRGD	
TRUE	PM RSMRST L	
TRUE	XDP SYS PWROK	
TRUE	PM SYSRST L	
TRUE	CPU CFG<3>	
TRUE	PP1V05 S0	
		(Need to add 2 GND TPs)

FUNC_TEST		
TRUE	PPBUS G3H	
TRUE	PPVIN S4SW TBTBST FET	
TRUE	PPBUS S5 HS COMPUTING ISNS	
TRUE	PPDCIN G3H	
TRUE	PP3V42 G3H	
TRUE	PPVRTC G3H	
TRUE	PP3V3 S5	
TRUE	PP3V3 SUS	
TRUE	PP3V3 S3	
TRUE	PP3V3 S0	
TRUE	PP3V3 S0SW SSD	
TRUE	PP1V5 S0	
TRUE	PP1V05 S0	
TRUE	PP15V TBT	
TRUE	PP3V3 TBTLC	
TRUE	PP1V05 TBT	
TRUE	PPVCC S0 CPU	
TRUE	PP1V05 TBTCLIO	
TRUE	PPBUS S5 HS OTHER ISNS	
TRUE	PPDCIN G3H ISOL	
TRUE	PP3V3 S4	
		(Need to add 27 GND TPs)

NO_TEST		MAKE_BASE	
NC	PCIE CLK100M SDP	TRUE	NC PCIE CLK100M SDP
NC	PCIE CLK100M SDN	TRUE	NC PCIE CLK100M SDN
NC	PCIE CLK100M FWP	TRUE	NC PCIE CLK100M FWP
NC	PCIE CLK100M FWN	TRUE	NC PCIE CLK100M FWN
NC	PCIE FW D2RP	TRUE	NC PCIE FW D2RP
NC	PCIE FW D2RN	TRUE	NC PCIE FW D2RN
NC	PCIE FW R2D CP	TRUE	NC PCIE FW R2D CP
NC	PCIE FW R2D CN	TRUE	NC PCIE FW R2D CN
NC	USB IRP	TRUE	NC USB IRP
NC	USB IRN	TRUE	NC USB IRN
NC	USB CAMERAP	TRUE	NC USB CAMERAP
NC	USB CAMERAN	TRUE	NC USB CAMERAN
NC	USB SDP	TRUE	NC USB SDP
NC	USB SDN	TRUE	NC USB SDN
DP	INT ML C P<3..1>	TRUE	NC INT ML CP<3..1>
DP	INT ML C N<3..1>	TRUE	NC INT ML CN<3..1>
NC	HDA SDIN1	TRUE	NC HDA SDIN1
NC	PCI PME L	TRUE	NC PCI PME L
NC	CLINK CLK	TRUE	NC CLINK CLK
NC	CLINK DATA	TRUE	NC CLINK DATA
NC	CLINK RESET L	TRUE	NC CLINK RESET L
NC	SMC SYS LED	TRUE	NC SMC SYS LED
NC	IR RX OUT RC	TRUE	NC IR RX OUT RC
NC	USB SMCN	TRUE	NC USB SMCN
NC	SMC GFX OVERTEMP	TRUE	NC SMC GFX OVERTEMP
NC	SMC GFX THROTTLE L	TRUE	NC SMC GFX THROTTLE L
NC	SMC FAN 1 CTL	TRUE	NC SMC FAN 1 CTL
NC	SMC FAN 1 TACH	TRUE	NC SMC FAN 1 TACH
NC	SMC FAN 5 CTL	TRUE	NC SMC FAN 5 CTL
NC	ENET ASF GPIO	TRUE	NC ENET ASF GPIO
NC	SMC MPM5 LED PWR	TRUE	NC SMC MPM5 LED PWR
NC	SMC MPM5 LED CHG	TRUE	NC SMC MPM5 LED CHG
NC	SMC T25 EN L	TRUE	NC SMC T25 EN L
NC	SMC DP HPD L	TRUE	NC SMC DP HPD L
NC	SMBUS SMC 4 ASF SCL	TRUE	NC SMBUS SMC 4 ASF SCL
NC	SMBUS SMC 4 ASF SDA	TRUE	NC SMBUS SMC 4 ASF SDA
NC	BDV BKL PWM	TRUE	NC BDV BKL PWM
TBT	B R2D C P<1..0>	TRUE	NC TBT B R2D CP<1..0>
TBT	B R2D C N<1..0>	TRUE	NC TBT B R2D CN<1..0>
TBT	B D2R P<1..0>	TRUE	NC TBT B D2RP<1..0>
TBT	B D2R N<1..0>	TRUE	NC TBT B D2RN<1..0>
NC	TBT B LSTX	TRUE	NC TBT B LSTX
NC	DP TBTBP ML CP<3..1:2>	TRUE	NC DP TBTBP ML CP<3..1:2>
NC	DP TBTBP ML CN<3..1:2>	TRUE	NC DP TBTBP ML CN<3..1:2>
NC	DP TBTBP AUXCH CP	TRUE	NC DP TBTBP AUXCH CP
NC	DP TBTBP AUXCH CN	TRUE	NC DP TBTBP AUXCH CN
TP	DP TBTSRC ML CP<3>	TRUE	NC DP TBTSRC ML CP<3>
TP	DP TBTSRC ML CN<3>	TRUE	NC DP TBTSRC ML CN<3>
TP	DP TBTSRC ML CP<2>	TRUE	NC DP TBTSRC ML CP<2>
TP	DP TBTSRC ML CN<2>	TRUE	NC DP TBTSRC ML CN<2>
NC	DP TBTSRC ML CP<1>	TRUE	NC DP TBTSRC ML CP<1>
NC	DP TBTSRC ML CN<1>	TRUE	NC DP TBTSRC ML CN<1>
TP	DP TBTSRC ML CP<0>	TRUE	NC DP TBTSRC ML CP<0>
TP	DP TBTSRC ML CN<0>	TRUE	NC DP TBTSRC ML CN<0>
NC	DP TBTSRC AUXCH CP	TRUE	NC DP TBTSRC AUXCH CP
NC	DP TBTSRC AUXCH CN	TRUE	NC DP TBTSRC AUXCH CN

Unused nets with offpage

(Nets with offpages not used on this project)

PCH BT UART D2R	15
PCH BT UART R2D	15
PCH BT UART RTS L	15
PCH BT UART CTS L	15
AUD SPI CS L	15
AUD SPI CLK	15
AUD SPI MISO	15
AUD SPI MOSI	15
HDMITBTMUX LATCH	13
HDD PWR EN	15
WOL EN	14
BT PWRST L	15
HDMITBTMUX FLAG	13
PW PWR EN	15
FW PME L	15
ENET MEDIA SENSE	15
LCD PSR EN	15
LCD IRQ L	15
ODD PWR EN L	13
ENET LOW PWR	13
AUD IP PERIPHERAL DET	13
AUD I2C INT L	13
AP PCIE DEV WAKE	13

SYNC MASTER=WILL J43		SYNC DATE=12/17/2012	
PAGE TITLE		PAGE 1	
Func Test / No Test		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	104 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	62 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



## J41/J43 Board-Specific Spacing & Physical Constraints

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM	NO_TYPE, NGA, MEM_TERM	MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	TOP, BOTTOM	Y	=50_OHM_SE	=50_OHM_SE			
DEFAULT	ISL2, ISL11	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL3, ISL10	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL4, ISL9	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	*	N	100 MM	100 MM	10 MM	0 MM	0 MM
STANDARD	*	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT

## Single-ended Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP,BOTTOM	Y	0.310 MM	0.310 MM			
27P4_OHM_SE	ISL2,ISL11	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL3,ISL10	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL4,ISL9	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP, BOTTOM	Y	0.195 MM	0.195 MM			
35_OHM_SE	ISL2, ISL11	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL3, ISL10	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL4, ISL9	Y	0.125 MM	0.125 MM			
35_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP,BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL2,ISL11	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL3,ISL10	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL4,ISL9	Y	0.099 MM	0.099 MM			
40_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP,BOTTOM	Y	0.135 MM	0.135 MM			
45_OHM_SE	ISL2,ISL11	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL3,ISL10	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL4,ISL9	Y	0.080 MM	0.080 MM			
45_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP,BOTTOM	Y	0.110 MM	0.110 MM			
50_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP,BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

## Differential Pair Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	TOP,BOTTOM	Y	0.165 MM	0.165 MM		0.110 MM	0.110 MM
70_OHM_DIFF	ISL2,ISL11	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL3,ISL10	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL4,ISL9	Y	0.110 MM	0.110MM		0.095 MM	0.095 MM
70_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	TOP,BOTTOM	Y	0.132 MM	0.132 MM		0.130 MM	0.130 MM
80_OHM_DIFF	ISL2,ISL11	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL3,ISL10	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL4,ISL9	Y	0.088 MM	0.088 MM		0.110 MM	0.110 MM
80_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	TOP,BOTTOM	Y	0.115 MM	0.115 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2,ISL11	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL3,ISL10	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL4,ISL9	Y	0.076 MM	0.076 MM		0.180 MM	0.180 MM
90_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

## Spacing Constraints

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.100 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1x_DIELECTRIC	TOP,BOTTOM	0.071 MM	?
1x_DIELECTRIC	ISL3,ISL10	0.053 MM	?
1x_DIELECTRIC	ISL4,ISL9	0.050 MM	?
1x_DIELECTRIC	*	0.090 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P075MM	*	0.075 MM	?


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P075MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	BGA	P070MM_BGA

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P070MM_BGA	*			0.070 MM	5 MM		0.075 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
73_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.165 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL2, ISL11	Y	0.106 MM	0.106 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL3, ISL10	Y	0.106 MM	0.106 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL4, ISL9	Y	0.110 MM	0.110 MM		0.150 MM	0.150 MM
73_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	TOP,BOTTOM	Y	0.120 MM	0.120 MM		0.150 MM	0.150 MM
85_OHM_DIFF	ISL2,ISL11	Y	0.078 MM	0.078 MM		0.160 MM	0.160 MM
85_OHM_DIFF	ISL3,ISL10	Y	0.078 MM	0.078 MM		0.160 MM	0.160 MM
85_OHM_DIFF	ISL4,ISL9	Y	0.082 MM	0.082 MM		0.140 MM	0.140 MM
85_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

SYNC MASTER=T43 MLE		SYNC DATE=10/24/2015	
PAGE TITLE			
PCB Rule Definitions			
	Apple Inc.	DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	
		110 OF 120	
		SHEET	
		64 OF 73	





## SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_ICOMP	*	=4x_DIELECTRIC	?

## PCH Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE	
	PHYSICAL	SPACING	
		SATA ICOMP	PCH SATAICOMP
	USB_80D	USB	USB HUB UP P
	USB_80D	USB	USB HUB UP N
	USB_80D	USB	USB_BT P
	USB_80D	USB	USB_BT N
	USB_80D	USB	USB_BT_CONN P
	USB_80D	USB	USB_BT_CONN N
	USB_80D	USB	USB_BT_WAKE P
	USB_80D	USB	USB_BT_WAKE N
	USB_80D	USB	USB_TPAD P
	USB_80D	USB	USB_TPAD N
	USB_80D	USB	USB_TPAD_CONN P
	USB_80D	USB	USB_TPAD_CONN N
	USB_80D	USB	TPAD_SPI_MOSI USB P
	USB_80D	USB	TPAD_SPI_MISO USB N
	USB_80D	USB	USB_TPAD_M P
	USB_80D	USB	USB_TPAD_M N
	USB_80D	USB	USB_SDCARD P
	USB_80D	USB	USB_SDCARD N
	SET_45S	SDI	TPAD_SPI_MOSI
	SET_45S	SDI	TPAD_SPI_MISO
	SET_45S	SDI	TPAD_SPI_CLK
	USB_80D	USB	USB_EXTA P
	USB_80D	USB	USB_EXTA N
	UART_45S	UART	SMC_DEBUGPRT_TX_L
	UART_45S	UART	SMC_DEBUGPRT_RX_L
	USB_80D	USB	USB2_EXTA_MUXED_P
	USB_80D	USB	USB2_EXTA_MUXED_N
	USB_80D	USB	USB2_EXTA_MUXED_F_P
	USB_80D	USB	USB2_EXTA_MUXED_F_N
	USB_80D	USB3_RCH_RX	USB3_EXTA_D2R_P
	USB_80D	USB3_RCH_RX	USB3_EXTA_D2R_N
	USB_80D	USB3_RCH_TX	USB3_EXTA_D2R_F_P
	USB_80D	USB3_RCH_TX	USB3_EXTA_D2R_F_N
	USB_80D	USB3_RCH_RX	USB3_EXTA_D2R_C_P
	USB_80D	USB3_RCH_TX	USB3_EXTA_D2R_C_N
	USB_80D	USB3_RCH_TX	USB3_EXTA_R2D_P
	USB_80D	USB3_RCH_TX	USB3_EXTA_R2D_N
	USB_80D	USB3_RCH_RX	USB3_EXTA_R2D_F_P
	USB_80D	USB3_RCH_RX	USB3_EXTA_R2D_F_N
	USB_80D	USB3_RCH_TX	USB3_EXTA_R2D_C_P
	USB_80D	USB3_RCH_TX	USB3_EXTA_R2D_C_N
	USB_80D	USB	USB_EXTB_P
	USB_80D	USB	USB_EXTB_N
	USB_80D	USB3_RCH_RX	USB3_EXTB_D2R_P
	USB_80D	USB3_RCH_RX	USB3_EXTB_D2R_N
	USB_80D	USB3_RCH_RX	USB3_EXTB_D2R_RC_P
	USB_80D	USB3_RCH_RX	USB3_EXTB_D2R_RC_N
	USB_80D	USB3_RCH_TX	USB3_EXTB_R2D_P
	USB_80D	USB3_RCH_TX	USB3_EXTB_R2D_N
	USB_80D	USB3_RCH_TX	USB3_EXTB_R2D_C_P
	USB_80D	USB3_RCH_TX	USB3_EXTB_R2D_C_N
	USB_80D	USB3_RCH_RX	NC_USB3RPCIE_SD_D2RP
	USB_80D	USB3_RCH_RX	NC_USB3RPCIE_SD_D2RN
	USB_80D	USB3_RCH_TX	NC_USB3RPCIE_SD_R2D_CP
	USB_80D	USB3_RCH_TX	NC_USB3RPCIE_SD_R2D_CN
	USB_80D	USB3_RCH_RX	USB3_SD_D2R_C_P
	USB_80D	USB3_RCH_RX	USB3_SD_D2R_C_N
	USB_80D	USB3_RCH_TX	USB3_SD_R2D_P
	USB_80D	USB3_RCH_TX	USB3_SD_R2D_N
	PCH_USB_RBIAS		PCH_USB_RBIAS
	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_PCH_P
	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_PCH_N
	CLK_PCIE_80D	CLK_PCIE	PCH_CLK96M_DOT_P
	CLK_PCIE_80D	CLK_PCIE	PCH_CLK96M_DOT_N
	CLK_PCIE_80D	CLK_PCIE	PCH_CLK100M_SATA_P
	CLK_PCIE_80D	CLK_PCIE	PCH_CLK100M_SATA_N
	CLK_45S	CLK_PCIE	PCH_CLK14P3M_REFCLK

SOURCE: 471984\_Chief\_River\_MS\_PDG\_1.0 and the spacing rule is adjusted per SI team feedback.

## UART Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
UART_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
UART	*	=2x_DIELECTRIC	?

## USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_BIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_80D	*	=0_OHM_DIFF	=0_OHM_DIFF	=0_OHM_DIFF	=0_OHM_DIFF	=0_OHM_DIFF	=0_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905\_v1.5), Section 3.8

## USB 3.0 Interface Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_PCH_TX	USB3_PCH_TX	*	USB3_TX2TX	USB3_TX2TX	TOP, BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX	USB3_PCH_RX	*	USB3_RX2RX	USB3_RX2RX	TOP, BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*_PCH_TX	*	USB3_TX2OTHERTX	USB3_TX2OTHERTX	TOP, BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX	*_PCH_RX	*	USB3_RX2OTHERRX	USB3_RX2OTHERRX	TOP, BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*_PCH_RX	*	USB3_TX2RX	USB3_TX2RX	TOP, BOTTOM	=7x_DIELECTRIC	?
USB3_PCH_RX	*_PCH_TX	*	USB3_RX2TX	USB3_RX2TX	TOP, BOTTOM	=7x_DIELECTRIC	?
USB3_PCH_TX	*_TX	*	USB3_2OTHERHS	USB3_2OTHERHS	TOP, BOTTOM	=6x_DIELECTRIC	?
USB3_PCH_RX	*_TX	*	USB3_2OTHERHS	USB3_2OTHER	TOP, BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*_RX	*	USB3_2OTHERHS				
USB3_PCH_RX	*_RX	*	USB3_2OTHERHS				
USB3_PCH_TX	*	*	USB3_2OTHER				
USB3_PCH_RX	*	*	USB3_2OTHER				

SOURCE: 471984\_Cheif\_River\_MS\_PDQ\_1.0 and the spacing rule is adjusted per SI team feedback.

## LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=3x_DIELECTRIC	?
CLK_LPC	*	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905\_v1.5), Section 3.15

## SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_45S_R_50S	TOP_BOTTOM	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE		
SMB_45S_R_50S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

## HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	= 2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905\_v1.5), Section 3.16

## SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=4x_DIELECTRIC	?

## SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SP1_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=4x_DIELECTRIC	?

## XDP Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_ITP	*	=2:1_SPACING	?

## DisplayPort

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_80D	*	=0_OHM_DIFF	=0_OHM_DIFF	=0_OHM_DIFF	=0_OHM_DIFF	=0_OHM_DIFF	=0_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2DP	*	=3x_DIELECTRIC	?
DP_2OTHERHS	*	=4x_DIELECTRIC	?
DP_2OTHER	*	=3x_DIELECTRIC	?
DP_AUX	*	=3x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP_TX	DP_TX	*	DP_2DP
DP_TX	*_TX	*	DP_2OTHERHS
DP_TX	*_RX	*	DP_2OTHERHS
DP_TX	*	*	DP_2OTHER

## System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD


















SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2x_DIELECTRIC	?
CLK_25M	*	=5x_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.

## PCH Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	LPC_AD	LPC_45S	LPC	LPC_AD<3..0>
	LPC_FRAME_L	LPC_45S	LPC	LPC_FRAME_L
		LPC_45S	LPC	LPCPLUS_RESET_L
	LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_SMC
		CLK_LPC_45S	CLK_LPC	LPC_CLK24M_SMC_R
	LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_LPCPLUS
		CLK_LPC_45S	CLK_LPC	LPC_CLK24M_LPCPLUS_R
	SMBUS_PCH_CLK	SMB_45S_W_50S	SMB	SMBUS_PCH_CLK
	SMBUS_PCH_DATA	SMB_45S_W_50S	SMB	SMBUS_PCH_DATA
	SMBUS_PCH_0_CLK	SMB_45S_W_50S	SMB	SML_PCH_0_CLK
	SMBUS_PCH_0_DATA	SMB_45S_W_50S	SMB	SML_PCH_0_DATA
	SMBUS_SMC_1_00_SCL	SMB_45S_W_50S	SMB	SMBUS_SMC_1_00_SCL
	SMBUS_SMC_1_00_SDA	SMB_45S_W_50S	SMB	SMBUS_SMC_1_00_SDA
	HDA_BIT_CLK	HDA_45S	HDA	HDA_BIT_CLK
		HDA_45S	HDA	HDA_BIT_CLK_R
	HDA_SYNC*	HDA_45S	HDA	HDA_SYNC
		HDA_45S	HDA	HDA_SYNC_R
	HDA_RST_L	HDA_45S	HDA	HDA_RST_R_L
		HDA_45S	HDA	HDA_RST_L
	HDA_SDIN0	HDA_45S	HDA	HDA_SDIN0
	HDA_SDOUT	HDA_45S	HDA	HDA_SDOUT
		HDA_45S	HDA	HDA_SDOUT_R
	PM_SMC_CLK	CLK_SLOW_45S	CLK_SLOW	PM_CLK32K_SUSCLK_R
		CLK_SLOW_45S	CLK_SLOW	SMC_CLK32K
	SPT_CLK	SPT_45S	SPT	SPI_CLK_R
		SPT_45S	SPT	SPI_CLK
	SPT_MOSI	SPT_45S	SPT	SPI_MOSI_R
		SPT_45S	SPT	SPI_MOSI
	SPT_MISO	SPT_45S	SPT	SPI_MISO
		SPT_45S	SPT	SPI_MISO_R
	SPT_CS0	SPT_45S	SPT	SPI_CS0_R_L
		SPT_45S	SPT	SPI_CS0_L
		SPT_45S	SPT	SPI_SMC_CLK
		SPT_45S	SPT	SPI_SMC_MOSI
		SPT_45S	SPT	SPI_SMC_MISO
		SPT_45S	SPT	SPI_SMC_CS_L
		SPT_45S	SPT	SPI_MLB_CLK
		SPT_45S	SPT	SPI_MLB_IO2_WP_L
		SPT_45S	SPT	SPI_MLB_IO3_HOLD_L
		SPT_45S	SPT	SPI_MLB_CS_L
		SPT_45S	SPT	SPI_IO<2>
		SPT_45S	SPT	SPI_IO2_R
		SPT_45S	SPT	SPI_IO<3>
		SPT_45S	SPT	SPI_IO3_R
	PCIE_AP_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_P
	PCIE_AP_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_N
		PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_C_P
		PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_C_N
	PCIE_AP_D2R	PCIE_80D	PCIE_PCH_RX	PCIE_AP_D2R_P
	PCIE_AP_D2R	PCIE_80D	PCIE_PCH_RX	PCIE_AP_D2R_N
	PCIE_CLK100M_AP	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_AP_P
	PCIE_CLK100M_AP	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_AP_N
	PCIE_TBT_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_P<3..0>
	PCIE_TBT_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_N<3..0>
		PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_C_P<3..0>
		PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_C_N<3..0>
	PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_P<3..0>
	PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_N<3..0>
		PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_C_P<3..0>
		PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_C_N<3..0>
	PCIE_CLK100M_TBT	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_TBT_P
	PCIE_CLK100M_TBT	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_TBT_N
		CLK_PCIE_80D	CLK_PCIE	PEG_CLK100M_P
		CLK_PCIE_80D	CLK_PCIE	PEG_CLK100M_N
	XDP_TBT	SCN_45S	SCN_ITR	XDP_PCH_TDI
	XDP_TDO	SCN_45S	SCN_ITR	XDP_PCH_TDO
	XDP_TMS	SCN_45S	SCN_ITR	XDP_PCH_TMS
	XDP_TCK	SCN_45S	SCN_ITR	XDP_PCH_TCK
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CAMERA_R2D_P
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CAMERA_R2D_N
		PCIE_80D	PCIE_PCH_TX	PCIE_CAMERA_R2D_C_P
		PCIE_80D	PCIE_PCH_TX	PCIE_CAMERA_R2D_C_N
	PCIE_CAM	PCIE_80D	PCIE_PCH_RX	PCIE_CAMERA_D2R_P
	PCIE_CAM	PCIE_80D	PCIE_PCH_RX	PCIE_CAMERA_D2R_N
		PCIE_80D	PCIE_PCH_RX	PCIE_CAMERA_D2R_C_P
		PCIE_80D	PCIE_PCH_RX	PCIE_CAMERA_D2R_C_N
	PCIE_CLK100M_CAM	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_CAMERA_P
	PCIE_CLK100M_CAM	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_CAMERA_N
		CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_CAMERA_C_P
		CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_CAMERA_C_N

## Clock Net Properties

ELECTRICAL_CONSTRAINTSET		NET_TYPE		
		PHYSICAL	SPACING	
	SYSCLK CLK32K_RTC	CLK 320K 45S	CLK SLOW	SYSCLK CLK32K RTCX1
	SYSCLK CLK25M_SB	CLK 25M 45S	CLK 25M	SYSCLK CLK25M CAMERA
		CLK 25M 45S	CLK 25M	CLK25M CAM CLKP
		CLK 25M 45S	CLK 25M	CLK25M CAM XTALP_R
		CLK 25M 45S	CLK 25M	CLK25M CAM XTALP_L
		CLK 25M 45S	CLK 25M	CLK25M CAM XTALN
		CLK 25M 45S	CLK 25M	CLK25M CAM CLKLN
				
	SYSCLK CLK25M_TBT	CLK 25M 45S	CLK 25M	SYSCLK CLK25M TBT
		CLK 25M 45S	CLK 25M	SYSCLK CLK25M TBT_R
				
	SYSCLK CLK25M_XTAL	CLK 25M 45S	CLK 25M	SYSCLK CLK25M X1
		CLK 25M 45S	CLK 25M	SYSCLK CLK25M X2
		CLK 25M 45S	CLK 25M	SYSCLK CLK25M X2_R
		CLK 25M 45S	CLK 25M	SDCLK CLK25M X2
		CLK 25M 45S	CLK 25M	SDCLK CLK25M X2_R
		CLK 25M 45S	CLK 25M	SDCLK CLK25M X1





D

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MIPI_8SD	*	=V1_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MIPI_2OTHER	*	=4x_DIELECTRIC	?	MIPI_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?
MIPI_SCLK	*	=4x_DIELECTRIC	?	MIPI_SCLK	TOP,BOTTOM	=4x_DIELECTRIC	?
MIPICLK_2OTHER	*	=7x_DIELECTRIC	?	MIPICLK_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_2OTHER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
S2_DATA2SELF	*	=2x_DIELECTRIC	?	S2_DATA2SELF	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2x_DIELECTRIC	?	S2_DQS2OWNDATA	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CMD	*	=2x_DIELECTRIC	?	S2_CMD2CMD	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CTRL	*	=2x_DIELECTRIC	?	S2_CMD2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CTRL2CTRL	*	=2x_DIELECTRIC	?	S2_CTRL2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_2OTHERMEM	*	=4x_DIELECTRIC	?	S2_2OTHERMEM	TOP,BOTTOM	=6x_DIELECTRIC	?
S2MEM_2PWR	*	=2x_DIELECTRIC	?	S2MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2GND	*	=2x_DIELECTRIC	?	S2MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2OTHER	*	=6x_DIELECTRIC	?	S2MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER
S2_MEM_DQS*	*	*	S2MEM_2OTHER
S2_MEM_CMD	*	*	S2MEM_2OTHER
S2_MEM_CTRL	*	*	S2MEM_2OTHER
S2_MEM_CLK	*	*	S2MEM_2OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS2OWNDATA
S2_MEM_DQS0	S2_MEM_DATA0	*	S2_DQS2OWNDATA

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

Memory to GND Spacing


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

NET TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_P 31 32
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_N 31 32
S2_MEM_CTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CKE 31 32
S2_MEM_CTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CS_L 31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_ODT 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CAS_L 31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_RAS_L 31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_WE_L 31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<0> 31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<1> 31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<2> 31 32
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_P<0> 31 32
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_N<0> 31 32
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_P<1> 31 32
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_N<1> 31 32
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DM<0> 31 32
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DM<1> 31 32
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_A<14..0> 31 32
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DQ<7..0> 31 32
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DQ<15..8> 31 32
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_P 31 32
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_N 31 32
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_P 32 62
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_N 32 62
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_P 31 32
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_N 31 32
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_P 32 62
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_N 32 62
		S2_MEM_PWB	PP1V35_CAM 31 32
		S2_MEM_PWB	PP0V675_CAM_VREF 31 32
		S2_MEM_PWB	PP0V675_MEM_CAM_VREFCA 32
		S2_MEM_PWB	PP0V675_MEM_CAM_VREFDO 32

B

A

SYNC MASTER=CHINMAY_341		SYNC DATE=09/07/2012	
PAGE TITLE			
Camera Constraints			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH		
	<BRANCH>		
	PAGE		116 OF 120
	SHEET		70 OF 73



PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_I701_45S	*	~I701_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=I701_DIFFPAIR	=I701_DIFFPAIR
SENSE_I701_P2MM	*	~I701_DIFFPAIR	0.200 MM	0.100 MM	=I701_DIFFPAIR	=I701_DIFFPAIR	=I701_DIFFPAIR
THERM_I701_45S	*	~I701_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=I701_DIFFPAIR	=I701_DIFFPAIR
SPKR_I701DIFFAIR	*	~I701_DIFFPAIR	0.300 MM	0.100 MM	=I701_DIFFPAIR	=I701_DIFFPAIR	=I701_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	CLK_PCIE	*	GND_P2MM
GND	PCIE*	*	GND_P2MM
GND	SATA*	*	GND_P2MM
GND	USB*	*	GND_P2MM
GND	LVDS*	*	GND_P2MM
SB_POWER	CLK_PCIE	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	10000
PWR_P2MM	*	0.20 MM	10000


## J11/J13 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	SENSE DIFFPAIR	THERM 1T01 45S	THERM	INLET THMSNS D1 P 42
	SENSE DIFFPAIR	THERM 1T01 45S	THERM	INLET THMSNS D1 N 42
	SENSE DIFFPAIR	THERM 1T01 45S	THERM	TBTTHMSNS D2 R P 42
	SENSE DIFFPAIR	THERM 1T01 45S	THERM	TBTTHMSNS D2 R N 42
	SENSE DIFFPAIR	THERM 1T01 45S	THERM	TBTTHMSNS D2 P 42
	SENSE DIFFPAIR	THERM 1T01 45S	THERM	TBTTHMSNS D2 N 42
	SENSE DIFFPAIR	THERM 1T01 45S	THERM	TBT MLBBOT THMSNS P 42
	SENSE DIFFPAIR	THERM 1T01 45S	THERM	TBT MLBBOT THMSNS N 42
	SENSE DIFFPAIR	THERM 1T01 45S	THERM	MLBBOT THMSNS D3 P 42
	SENSE DIFFPAIR	THERM 1T01 45S	THERM	MLBBOT THMSNS D3 N 42
	SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	TBDTHMSNS D2 P 42
	SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	TBDTHMSNS D2 N 42
	SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	CPUTHMSNS D2 P 42
	SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	CPUTHMSNS D2 N 42
	SENSE DIFFPAIR	SENSE 1T01 P2MM	SENSE	CPUVCCIO0 CS N
	SENSE DIFFPAIR	SENSE 1T01 P2MM	SENSE	CPUVCCIO0 CS P
	SENSE DIFFPAIR	SENSE 1T01 P2MM	SENSE	CPUVR ISNS1 P 40 50
	SENSE DIFFPAIR	SENSE 1T01 P2MM	SENSE	CPUVR ISNS1 N 40 50
	SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	CPUVR ISNS2 P 40 50
	SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	CPUVR ISNS2 N 40 50
	SENSE DIFFPAIR	SENSE 1T01 P2MM	SENSE	CPUVR ISNS1 P R 40 41
	SENSE DIFFPAIR	SENSE 1T01 P2MM	SENSE	CPUVR ISNS1 N R 40 41
	SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	CPUVR ISUM R P 40
	SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	CPUVR ISUM R N 40
	SENSE DIFFPAIR	SENSE 1T01 P2MM	SENSE	ISNS CPUDDR P 40
	SENSE DIFFPAIR	SENSE 1T01 P2MM	SENSE	ISNS CPUDDR N 40
	SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS P3V3S5 N 40
	SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS P3V3S5 P 40
	SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS 3V3 S0 P
	SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS 3V3 S0 N
	SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS CAMERA P 39
	SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS CAMERA N 39
	SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS P3V3 S0 N 39
	SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS P3V3 S0 P 39
	SENSE DIFFPAIR	SENSE 1T01 P2MM	SENSE	ISNS 1V05 S0 P 40 53
	SENSE DIFFPAIR	SENSE 1T01 P2MM	SENSE	ISNS 1V05 S0 N 40 53
	SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS BMON GAIN P
	SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS BMON GAIN N
	SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS HS COMPUTING N 39 41
	SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS HS COMPUTING P 39 41
	SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS HS OTHER N 39
	SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS HS OTHER P 39
	SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS 1V2 S3 N 39 51
	SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS 1V2 S3 P 39 51
	SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS AIRPORT N 39
	SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS AIRPORT P 39
	SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS SSD N 39
	SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS SSD P 39
	SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS LCDCLKLT N 39
	SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS LCDCLKLT P 39
	SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS PANEL N 41
	SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS PANEL P 41
	SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS HS GAIN N 41 42
	SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS HS GAIN P 41 42
	AUD DIFF	1T01 DIFFPAIR	AUDIO	SPKRAMP INR P 45 59 63
	AUD DIFF	1T01 DIFFPAIR	AUDIO	SPKRAMP INR N 45 59 63
	SENSE DIFFPAIR	1T01 DIFFPAIR	AUDIO	MAX98300 R P 45
	SENSE DIFFPAIR	1T01 DIFFPAIR	AUDIO	MAX98300 R N 45
	SPKR OUT	SPKR DIFFPAIR	AUDIO	SPKRAMP ROUT P 45 62
	SPKR OUT	SPKR DIFFPAIR	AUDIO	SPKRAMP ROUT N 45 62
		SR POWER		PP3V3 S5 8 11 13 15 16 17 18 28 29 40 52
		SR POWER		PP3V3 S0 60 62 63 55 56 57 58 60 62 11 12 13 15 16 17 18 28 29 40 52 57 58 59 60 61 62 63 55 56 57 58 60 62
				GND

SYNC MASTER=T43.MLR		SYNC DATE=09/13/2012	
PAGE TITLE			
Project Specific Constraints			
 Apple Inc.		DRAWING NUMBER <b>&lt;SCH_NUM&gt;</b>	SIZE <b>D</b>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION <b>&lt;E4LABEL&gt;</b>	
		BRANCH <b>&lt;BRANCH&gt;</b>	
		PAGE <b>118 OF 120</b>	
		SHEET <b>72 OF 73</b>	



	8	7	6	5	4	3	2	1	
D	<div>Change List: &lt;rdar://component/508389&gt; J41 HW EE Schematic   Proto 0 &lt;rdar://component/512995&gt; J41 HW EE Schematic   Pre Proto 1 &lt;rdar://component/508412&gt; J41 HW EE Schematic   Proto 1 &lt;rdar://component/508413&gt; J41 HW EE Schematic   EVT &lt;rdar://component/508414&gt; J41 HW EE Schematic   DVT</div> <div>Kismet: afp://kismet.apple.com/Kismet-Projects/J41-J43</div> <div>Useful Wiki Links: Schematic Conventions - https://hmts.ecs.apple.com/wiki/index.php/User:Wferry/SchConventions Schematic Design Wiki - https://hmts.ecs.apple.com/wiki/index.php/Schematic_Design</div> <div>MobileMac HW Radar: &lt;rdar://component/497591&gt; MobileMac HW   Task &lt;rdar://component/497587&gt; MobileMac HW   Schematic &lt;rdar://component/497585&gt; MobileMac HW   New Bugs &lt;rdar://component/497588&gt; MobileMac HW   Layout &lt;rdar://component/497590&gt; MobileMac HW   Investigation &lt;rdar://component/497589&gt; MobileMac HW   Architecture</div> <div>Other Info: Page Allocations - &lt;rdar://problem/11791318&gt; 2012 Schematic Page Allocations</div>								D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
Reference			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	
		120 OF 120	
		SHEET	
		73 OF 73	